## Homework 3

4.30) The wire width is $1.2 \square \mathrm{~m}$ so the wire is $5000 \square \mathrm{~m} / 1.2 \square \mathrm{~m}=4167$ squares in length. The total resistance is $(0.08 \square / \mathrm{sq}) \bullet(4167 \mathrm{sq})=333 \square$. The total capacitance is $(0.2$ $\mathrm{fF} / \square \mathrm{m}) \cdot(5000 \square \mathrm{~m})=1 \mathrm{pF}$.

4.32) $R=0.05^{*} l / W ; C=l^{*} C(W, S) ; W+S=1000 \mathrm{~nm} . C(W, S)$ is found from Table 4.8. The Cadj term is doubled if the adjacent bits might switch in the opposite direciton. If neighbors are not switching, choose $S=320 \mathrm{~nm}$ and $W=680 \mathrm{~nm}$. If neighbors are switching, choose $S=500 \mathrm{~nm}$ and $W=500 \mathrm{~nm}$. In the first case, resistance dominates so the wide wire is fastest. In the second case, the coupling capacitance is exacerbated by the switching neighbors, so increasing the spacing is most useful.
4.37) The gate delay component scales as $S-1$ to 250 ps . The delay of a repeated wire of reduced thickness scales as $S-1 / 2$ to 354 ps . The path delay scales to 604 ps , a $66 \%$ speedup.
7.2) (a) $t p d=500-(50+65+50)=335 \mathrm{ps}$; (b) $t p d=500-2(40)=420 \mathrm{ps}$; (c) $t p d=500$ $-(50+25-80+50)=455 \mathrm{ps}$.
7.8) $t_{\text {setup-flop }}=t_{\text {setup-latch }}+t_{\text {nonoverlap }} ; t_{\text {hold-flop }}=t_{\text {hold }}-t_{\text {nonoverlap }} ; t_{\mathrm{pcq}-\mathrm{flop}}=t_{\mathrm{pcq}}$.
$7.10)$ (a) 700 ps ; (b) 825 ps ; (c) 1200 ps .

