if (DHTML) {
	createNavLayer(1, 'cnav_readers_guide', "About this Journal|/technology/itj/about_new.htm", "Past Journals|/technology/itj/archive_new.htm", "NEW Intel Published Papers|/technology/itj/2002/volume06issue02/published/2002.htm", "Technical Reviewers|/technology/itj/technical_reviewers.htm", "Contact The Journal|mailto:Intel_Technology_Journal@intel.com")
	createNavLayer(1, 'cnav_volume06issue02_current', "130nm Logic Technology Featuring 60nm Transistors, Low-K Dielectrics and Cu Interconnects|/technology/itj/2002/volume06issue02/art01_130nmlogic/p01_abstract.htm", "Process Development and Manufacturing of <BR>High-Performance Microprocessors on 300mm Wafers|/technology/itj/2002/volume06issue02/art02_processdev/p01_abstract.htm", "ETOX<SUP><TT>TM</TT></SUP> Flash Memory Technology: Scaling and Integration Challenges Future Technologies|/technology/itj/2002/volume06issue02/art03_flashmemory/p01_abstract.htm")
	createNavLayer(1, 'cnav_volume06issue02_future', "Integration of Mixed-Signal Elements into a High-Performance Digital CMOS Process|/technology/itj/2002/volume06issue02/art04_mixedsignalelements/p01_abstract.htm", "Transistor Elements for 30nm Physical Gate Length and Beyond|/technology/itj/2002/volume06issue02/art05_transistorarch/p01_abstract.htm", "The Intel Lithography Roadmap|/technology/itj/2002/volume06issue02/art06_lithographyroadmap/p01_abstract.htm", "Emerging Directions for Packaging Technologies|/technology/itj/2002/volume06issue02/art07_emergingdirections/p01_abstract.htm")
}